 |
Phone Websites Visitor's Address |
zahra.ebrahimi_mamaghani(at-sign symbol)tu-dresden.de +49 351 463-40819 Helmholtzstrasse 18, BAR-III77 |
Zahra obtained her B.Sc. and M.Sc. degrees from Sharif University of Technology in Iran, where she also worked as a researcher in Data Storage, Networks, & Processing (DSN) LAB. Until 2024, she worked in Cfaed as a PhD Wissenschaftliche Mitarbeiterin on the following projects:
- ReAp: Run-time Reconfigurable Approximate Architecture, DFG grant, 2019-2021.
- Re-Learning: Self-Learning and Flexible Electronics Through Inherent Component Reconfiguration, ESF grant, 2021-2023.
- X-ReAp: Cross(X)-Layer Runtime Reconfigurable Approximate Architecture, DFG grant, 2023-2025.
- X-DNet (project manager, collaboration with Huawei): Energy-Efficient Distributed and In-Network Computing via Approximation of Applications and Accelerators, BMBF grant (Software Campus program), 2023-2025.
- GREEN-DNN: Energy-Efficient Distributed Deployment of AI Models to 5G/6G Network Nodes, BMDV/Acatech grant (AI founder fellowship), Feb to Oct 2025.
Zahra has joined the chair of Embedded System at Ruhr-Universität Bochum in 2024 (new webpage). Her research interests include approximate computing, reconfigurable accelerator design, SW/HW co-design, embedded systems, and energy-efficiency/sustainability in the cloud continuum.
Please refer to my new webpage for vacancies.
Approximate CGRA for Bio-Signal Processing (ISCAS 2021)
Approximate SIMD Multiplier-Divider (GLSVLSI 2020)
Power-Efficient Hard Logic Design for FPGAs (TC 2017)
Publications
2025
- 11. Zahra Ebrahimi, Maryam Eslami, Xun Xiao, Akash Kumar, "X-DINC: Toward Cross-Layer ApproXimation for theDistributed and In-Network ACceleration of Multi-Kernel Applications", In Future Generation Computer Systems, Elsevier BV, vol. 172, pp. 107864, Nov 2025. [doi] [Bibtex & Downloads]
X-DINC: Toward Cross-Layer ApproXimation for theDistributed and In-Network ACceleration of Multi-Kernel Applications
×Reference
Zahra Ebrahimi, Maryam Eslami, Xun Xiao, Akash Kumar, "X-DINC: Toward Cross-Layer ApproXimation for theDistributed and In-Network ACceleration of Multi-Kernel Applications", In Future Generation Computer Systems, Elsevier BV, vol. 172, pp. 107864, Nov 2025. [doi]
Bibtex
@article{Ebrahimi_2025, title={X-DINC: Toward Cross-Layer ApproXimation for theDistributed and In-Network ACceleration of Multi-Kernel Applications}, volume={172}, ISSN={0167-739X}, url={http://dx.doi.org/10.1016/j.future.2025.107864}, DOI={10.1016/j.future.2025.107864}, journal={Future Generation Computer Systems}, publisher={Elsevier BV}, author={Ebrahimi, Zahra and Eslami, Maryam and Xiao, Xun and Kumar, Akash}, year={2025}, month=nov, pages={107864} }Downloads
X-DINC_FGCS [PDF]
Permalink
2024
- 10. Zahra Ebrahimi, Akash Kumar, "GREEN: An Approximate SIMD/MIMD CGRA for Energy-Efficient ProcessiNg at the Edge", In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Institute of Electrical and Electronics Engineers (IEEE), pp. 1–1, 2024. [doi] [Bibtex & Downloads]
GREEN: An Approximate SIMD/MIMD CGRA for Energy-Efficient ProcessiNg at the Edge
×Reference
Zahra Ebrahimi, Akash Kumar, "GREEN: An Approximate SIMD/MIMD CGRA for Energy-Efficient ProcessiNg at the Edge", In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Institute of Electrical and Electronics Engineers (IEEE), pp. 1–1, 2024. [doi]
Bibtex
@article{Ebrahimi_2024, title={GREEN: An Approximate SIMD/MIMD CGRA for Energy-Efficient ProcessiNg at the Edge}, ISSN={1937-4151}, url={http://dx.doi.org/10.1109/TCAD.2024.3383349}, DOI={10.1109/tcad.2024.3383349}, journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, publisher={Institute of Electrical and Electronics Engineers (IEEE)}, author={Ebrahimi, Zahra and Kumar, Akash}, year={2024}, pages={1–1} }Downloads
GREEN_TCAD3383349_camera-ready [PDF]
Permalink
2023
- 9. Zahra Ebrahimi, Muhammad Zaid, Mark Wijtvliet, Akash Kumar, "RAPID: Approximate Pipelined Soft Multipliers and Dividers for High Throughput and Energy Efficiency", In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Institute of Electrical and Electronics Engineers (IEEE), vol. 42, no. 3, pp. 712–725, Mar 2023. [doi] [Bibtex & Downloads]
RAPID: Approximate Pipelined Soft Multipliers and Dividers for High Throughput and Energy Efficiency
×Reference
Zahra Ebrahimi, Muhammad Zaid, Mark Wijtvliet, Akash Kumar, "RAPID: Approximate Pipelined Soft Multipliers and Dividers for High Throughput and Energy Efficiency", In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Institute of Electrical and Electronics Engineers (IEEE), vol. 42, no. 3, pp. 712–725, Mar 2023. [doi]
Bibtex
@article{Ebrahimi_2023,
doi = {10.1109/tcad.2022.3184928},
url = {https://doi.org/10.1109%2Ftcad.2022.3184928},
year = 2023,
month = {mar},
publisher = {Institute of Electrical and Electronics Engineers ({IEEE})},
volume = {42},
number = {3},
pages = {712--725},
author = {Zahra Ebrahimi and Muhammad Zaid and Mark Wijtvliet and Akash Kumar},
title = {{RAPID}: Approximate Pipelined Soft Multipliers and Dividers for High Throughput and Energy Efficiency},
journal = {{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems}
}Downloads
TCAD_RAPID_long_version [PDF]
Permalink
2022
- 8. Zahra Ebrahimi, Dennis Klar, Mohammad Aasim Ekhtiyar, Akash Kumar, "Plasticine: A Cross-layer Approximation Methodology for Multi-kernel Applications through Minimally Biased, High-throughput, and Energy-efficient SIMD Soft Multiplier-divider" (to appear), In ACM Transactions on Design Automation of Electronic Systems, Association for Computing Machinery (ACM), vol. 27, no. 2, pp. 1–33, Mar 2022. [doi] [Bibtex & Downloads]
Plasticine: A Cross-layer Approximation Methodology for Multi-kernel Applications through Minimally Biased, High-throughput, and Energy-efficient SIMD Soft Multiplier-divider
×Reference
Zahra Ebrahimi, Dennis Klar, Mohammad Aasim Ekhtiyar, Akash Kumar, "Plasticine: A Cross-layer Approximation Methodology for Multi-kernel Applications through Minimally Biased, High-throughput, and Energy-efficient SIMD Soft Multiplier-divider" (to appear), In ACM Transactions on Design Automation of Electronic Systems, Association for Computing Machinery (ACM), vol. 27, no. 2, pp. 1–33, Mar 2022. [doi]
Bibtex
@article{Ebrahimi_2022,
doi = {10.1145/3486616},
url = {https://doi.org/10.1145%2F3486616},
year = 2022,
month = {mar},
publisher = {Association for Computing Machinery ({ACM})},
volume = {27},
number = {2},
pages = {1--33},
author = {Zahra Ebrahimi and Dennis Klar and Mohammad Aasim Ekhtiyar and Akash Kumar},
title = {Plasticine: A Cross-layer Approximation Methodology for Multi-kernel Applications through Minimally Biased, High-throughput, and Energy-efficient {SIMD} Soft Multiplier-divider},
journal = {{ACM} Transactions on Design Automation of Electronic Systems}
}Downloads
zahra_plasticine_todaes [PDF]
Related Paths
other
Permalink
2021
- 7. Zahra Ebrahimi, Akash Kumar, "BioCare: An Energy-Efficient CGRA for Bio-Signal Processing at the Edge", In Proceeding: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, May 2021. [doi] [Bibtex & Downloads]
BioCare: An Energy-Efficient CGRA for Bio-Signal Processing at the Edge
×Reference
Zahra Ebrahimi, Akash Kumar, "BioCare: An Energy-Efficient CGRA for Bio-Signal Processing at the Edge", In Proceeding: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, May 2021. [doi]
Bibtex
@inproceedings{Ebrahimi_2021,
doi = {10.1109/iscas51556.2021.9401461},
url = {https://doi.org/10.1109%2Fiscas51556.2021.9401461},
year = 2021,
month = {may},
publisher = ,
author = {Zahra Ebrahimi and Akash Kumar},
title = {{BioCare}: An Energy-Efficient {CGRA} for Bio-Signal Processing at the Edge},
booktitle = {2021 {IEEE} International Symposium on Circuits and Systems ({ISCAS})}
}Downloads
ISCAS_BioCare_2021 [PDF]
Permalink
2020
- 6. Zahra Ebrahimi, Salim Ullah, Akash Kumar, "SIMDive: Approximate SIMD Soft Multiplier-Divider for FPGAs with Tunable Accuracy", Proceedings of the 2020 on Great Lakes Symposium on VLSI, ACM, Sep 2020. [doi] [Bibtex & Downloads]
SIMDive: Approximate SIMD Soft Multiplier-Divider for FPGAs with Tunable Accuracy
×Reference
Zahra Ebrahimi, Salim Ullah, Akash Kumar, "SIMDive: Approximate SIMD Soft Multiplier-Divider for FPGAs with Tunable Accuracy", Proceedings of the 2020 on Great Lakes Symposium on VLSI, ACM, Sep 2020. [doi]
Bibtex
@inproceedings{Ebrahimi_2020,
doi = {10.1145/3386263.3406907},
url = {https://doi.org/10.1145%2F3386263.3406907},
year = 2020,
month = {sep},
publisher = ,
author = {Zahra Ebrahimi and Salim Ullah and Akash Kumar},
title = {{SIMDive}: Approximate {SIMD} Soft Multiplier-Divider for {FPGAs} with Tunable Accuracy},
booktitle = {Proceedings of the 2020 on Great Lakes Symposium on {VLSI}}
}Downloads
SIMDive_GLSVLSI_2020 [PDF]
Related Paths
Permalink
- 5. Zahra Ebrahimi, Salim Ullah, Akash Kumar, "LeAp: Leading-one Detection-based Softcore Approximate Multipliers with Tunable Accuracy", In Proceeding: 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), IEEE, Jan 2020. [doi] [Bibtex & Downloads]
LeAp: Leading-one Detection-based Softcore Approximate Multipliers with Tunable Accuracy
×Reference
Zahra Ebrahimi, Salim Ullah, Akash Kumar, "LeAp: Leading-one Detection-based Softcore Approximate Multipliers with Tunable Accuracy", In Proceeding: 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), IEEE, Jan 2020. [doi]
Bibtex
@inproceedings{Ebrahimi_2020,
doi = {10.1109/asp-dac47756.2020.9045171},
url = {https://doi.org/10.1109%2Fasp-dac47756.2020.9045171},
year = 2020,
month = {jan},
publisher = ,
author = {Zahra Ebrahimi and Salim Ullah and Akash Kumar},
title = {{LeAp}: Leading-one Detection-based Softcore Approximate Multipliers with Tunable Accuracy},
booktitle = {2020 25th Asia and South Pacific Design Automation Conference ({ASP}-{DAC})}
}Downloads
LeAp- [PDF]
Permalink
2018
- 4. Sajjad Tamimi, Zahra Ebrahimi, Behnam Khaleghi, Hossein Asadi, "An Efficient SRAM-Based Reconfigurable Architecture for Embedded Processors", In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 3, pp. 466–479, Sep 2018. [doi] [Bibtex & Downloads]
An Efficient SRAM-Based Reconfigurable Architecture for Embedded Processors
×Reference
Sajjad Tamimi, Zahra Ebrahimi, Behnam Khaleghi, Hossein Asadi, "An Efficient SRAM-Based Reconfigurable Architecture for Embedded Processors", In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 3, pp. 466–479, Sep 2018. [doi]
Bibtex
@article{TCAD_2018,
doi = {10.1109/tcad.2018.2812118},
url = {https://doi.org/10.1109%2Ftcad.2018.2812118},
year = 2018,
month = {sep},
volume = {38},
number = {3},
pages = {466--479},
author = {Sajjad Tamimi and Zahra Ebrahimi and Behnam Khaleghi and Hossein Asadi},
title = {An Efficient {SRAM}-Based Reconfigurable Architecture for Embedded Processors},
journal = {{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems}
}Downloads
No Downloads available for this publication
Permalink
2017
- 3. Zahra Ebrahimi, Behnam Khaleghi, Hossein Asadi, "PEAF: A Power-Efficient Architecture for SRAM-Based FPGAs Using Reconfigurable Hard Logic Design in Dark Silicon Era", In Proceeding: IEEE Transactions on Computers (TC), IEEE, Dec 2017. [doi] [Bibtex & Downloads]
PEAF: A Power-Efficient Architecture for SRAM-Based FPGAs Using Reconfigurable Hard Logic Design in Dark Silicon Era
×Reference
Zahra Ebrahimi, Behnam Khaleghi, Hossein Asadi, "PEAF: A Power-Efficient Architecture for SRAM-Based FPGAs Using Reconfigurable Hard Logic Design in Dark Silicon Era", In Proceeding: IEEE Transactions on Computers (TC), IEEE, Dec 2017. [doi]
Bibtex
@inproceedings{TC_2017,
doi = {10.1109/TC.2016.2636141},
url = {https://ieeexplore.ieee.org/abstract/document/7775010},
year = 2017,
month = {dec},
publisher = ,
author = {Zahra Ebrahimi and Behnam Khaleghi and Hossein Asadi},
title = {PEAF: A Power-Efficient Architecture for SRAM-Based FPGAs Using Reconfigurable Hard Logic Design in Dark Silicon Era},
booktitle = {IEEE Transactions on Computers ({TC})}
}Downloads
No Downloads available for this publication
Permalink
2014
- 2. Ali Ahari, Behnam Khaleghi, Zahra Ebrahimi, Hossein Asadi, Mehdi B. Tahoori, "Towards dark silicon era in FPGAs using complementary hard logic design", In Proceeding: 2014 24th International Conference on Field Programmable Logic and Applications (FPL), IEEE, Sep 2014. [doi] [Bibtex & Downloads]
Towards dark silicon era in FPGAs using complementary hard logic design
×Reference
Ali Ahari, Behnam Khaleghi, Zahra Ebrahimi, Hossein Asadi, Mehdi B. Tahoori, "Towards dark silicon era in FPGAs using complementary hard logic design", In Proceeding: 2014 24th International Conference on Field Programmable Logic and Applications (FPL), IEEE, Sep 2014. [doi]
Bibtex
@inproceedings{Ahari_2014,
doi = {10.1109/fpl.2014.6927504},
url = {https://doi.org/10.1109%2Ffpl.2014.6927504},
year = 2014,
month = {sep},
publisher = ,
author = {Ali Ahari and Behnam Khaleghi and Zahra Ebrahimi and Hossein Asadi and Mehdi B. Tahoori},
title = {Towards dark silicon era in {FPGAs} using complementary hard logic design},
booktitle = {2014 24th International Conference on Field Programmable Logic and Applications ({FPL})}
}Downloads
No Downloads available for this publication
Permalink
Previous Years
- 1. [Bibtex & Downloads]
×
Reference
Bibtex
@article{FGCS_X-DINC,
title = "X-DINC: Toward Cross-Layer Approximation for the Distributed and In-Network Acceleration of Multi-Kernel Applications",
journal = "Future Generation Computer Systems",
volume = "",
pages = "1 - 2",
year = "2025",
month = "July",
issn = "",
doi = "",
author = "Zahra Ebrahimi and Maryam Eslami and Xun Xiao and Akash Kumar",
}Downloads
No Downloads available for this publication
Permalink
PATENT
Hossein Asadi, Zahra Ebrahimi, and Behnam Khaleghi, ”Programmable Logic Design”, US Provisional Patent, US10312918B2, 2017 (Renewed 2019).
BOOK
Zeinab Seifoori, Zahra Ebrahimi, Behnam Khaleghi, and Hossein Asadi. Introduction to emerging SRAM-based FPGA Architectures in Dark Silicon Era. In Advances in Computers, vol. 110, Elsevier, 2018.